


S1T542XXD0A00

Low-Current Consumption, Real-Time Clock IC (General-Purpose IC)

Preliminary

- Operating power voltage 1.6 to 5.5V (-40 to +85°C)
- Clock power voltage 1.2 to 5.5V (-40 to +85°C)
- Low-current consumption 0.20μA/Typ.
(During backup operation, V_{DD}=3.0V, T_a=25°C)
(Depends on the characteristics of crystal oscillator used.)
- 3-wire Serial interface
- Output control 32.768kHz output function
- Real-time clock function
Clock and calendar function, automatic lead adjustment, alarm interrupt function, periodic timer interrupt and other functions
- Dropped power voltage detect function
- Shipment package Bear chips (solder bump)

■ System Block Diagram (Example)



S1F542XXD0A00

■ Pin Description

Pin Name	Pin No.	I/O	Description																						
Vss	1	Power supply	The ground (GND) pin. This is the 0V pin connected to the system GND. The IC substrate potential.																						
DIO	2	IN/OUT	The data I/O pin used for serial data transfer.																						
CLK	3	IN	The Shift Clock input pin used for serial data transfer. During writing, data is entered in the DIO pin at the rising edge of CLK signal. During reading, data is output at the DIO pin at the falling edge of CLK signal.																						
CE	4	IN	The Chip Enable pin. This pin has a built-in pull-down resistor. When the signal at CE pin is HIGH, this IC is access-enabled. When the CE pin is LOW, the DIO I/O pin is set to the high-impedance state and an input at the CLK input pin is inhibited.																						
FOE	5	IN	The input pin for output control at the FOUT output pin. In combination with FSEL1 and FSEL0 bits, the FOUT output can be selected as follows. <table border="1" data-bbox="552 815 1369 1061" style="margin: 10px auto;"> <thead> <tr> <th>FOE pin input</th> <th>FSEL1 bit</th> <th>FSEL0 bit</th> <th>FOUT pin Output</th> </tr> </thead> <tbody> <tr> <td rowspan="3">X (Don'tcare)</td> <td>0</td> <td>0</td> <td>32768Hz Output (C-MOS output)</td> </tr> <tr> <td>0</td> <td>1</td> <td>1024Hz Output (C-MOS output)</td> </tr> <tr> <td>1</td> <td>0</td> <td>1Hz Output (C-MOS output)</td> </tr> <tr> <td>HIGH</td> <td>1</td> <td>1</td> <td>32768Hz Output (C-MOS output) *1)</td> </tr> <tr> <td>LOW</td> <td>1</td> <td>1</td> <td>OFF (Hi-z)</td> </tr> </tbody> </table> <p>*1) If the FOE input pin is HIGH at the time of initial power-on (during power-on from 0V state), both FSEL1 and FSEL0 bits are set to 1 by the Power-On Reset function, and the 32.768 kHz output is selected.</p>	FOE pin input	FSEL1 bit	FSEL0 bit	FOUT pin Output	X (Don'tcare)	0	0	32768Hz Output (C-MOS output)	0	1	1024Hz Output (C-MOS output)	1	0	1Hz Output (C-MOS output)	HIGH	1	1	32768Hz Output (C-MOS output) *1)	LOW	1	1	OFF (Hi-z)
FOE pin input	FSEL1 bit	FSEL0 bit	FOUT pin Output																						
X (Don'tcare)	0	0	32768Hz Output (C-MOS output)																						
	0	1	1024Hz Output (C-MOS output)																						
	1	0	1Hz Output (C-MOS output)																						
HIGH	1	1	32768Hz Output (C-MOS output) *1)																						
LOW	1	1	OFF (Hi-z)																						
Vss	6	Power supply	The ground (GND) pin. This is the 0V pin connected to the system GND. The IC substrate potential.																						
/IRQ	7	OUT	Alarm, interval timer and other interrupt signals (LOW level) are output at this pin. This pin is the N-channel, open-drain output.																						
FOUT	8	OUT	The Clock Output pin having the Output Control function. The output is selected according to the FOE input pin state and FSEL1 and FSEL0 bit state. (For the frequency output selection and shutdown by combination of FOE input pin and FSEL1 and FSEL0 bit state, see the FOE Pin Description list.) This is the CMOS output IC.																						
XTINH	9	IN	The test signal input pin. Always connect to the Vss pin during normal operation.																						
VREF	10	OUT	The test signal output pin. This pin must always be open (disconnected) during normal operation.																						
VDD	11	Power supply	The power supply pin. Connect to the positive terminal of the power supply.																						
TVOSC	12	Power supply	The test pin. This pin must always be open (disconnected) during normal operation.																						
GATE	13	IN	The input pin of the crystal oscillator circuit.																						
DRAIN	14	OUT	The output pin of the crystal oscillator circuit.																						
TRIM	15	OUT	The test signal output pin. This pin must always be open (disconnected) during normal operation.																						

Note) Be sure to connect a 0.1μF or higher bypass capacitor to the position very close to the VDD to Vss circuit to stabilize the power supply.

S1F542XXD0A00

S1F542XXD0A00

■ Recommended Operating Conditions

V_{SS}=0 V

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Operating power voltage	V _{ACC}	—	1.6	3.0	5.5	V
Clock power voltage	V _{CLK}	T _a = -40 to +85°C	1.2	3.0	5.5	V
Applied voltage during power-off	V _{PUP}	FOUT, /IRQ pins	—	—	5.5	V
Operating temperature range	T _{OPR}	Without condensing	-40	+25	+85	°C
Storage temperature	T _{STG}	—	-55	—	+125	°C

The “minimum” (Min) operating power voltage and the minimum clock power voltage mean the power voltages measured when their voltages are dropped from the operating state.

■ Frequency Characteristics

V_{SS}=0 V, crystal oscillator CI value = 40 kΩ Max.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Oscillation frequency	f _o	—	32.768			kHz
Frequency voltage characteristics	f / V	T _a =+25 °C, V _{DD} = 2.0 V to 5.0 V	—	—	±2	× 10 ⁻⁶ / V
Frequency IC deviation	Δ f _o	T _a =+25 °C, V _{DD} = 3.0 V	-50	—	+50	× 10 ⁻⁶
Oscillation start time (1)	t _{STA1}	T _a =+25 °C, V _{DD} = 3.0 V	—	0.5	1.0	Sec
Oscillation start time (2)	t _{STA2}	T _a =-40 to +85°C, V _{DD} = 3.0 V	—	—	3.0	Sec
Built-in gate capacity	CG	Including pin capacity.	—	10	—	pF
Built-in drain capacity	CD	Including pin capacity.	—	7	—	pF

■ Power detection characteristics

V_{SS}=0 V, V_{DD}=1.6 to 5.5 V, T_a=-40 to +85°C unless otherwise notes.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Voltage drop detection	V _{LOW}	Between V _{DD} and V _{SS} pins	0.8	1.0	1.2	V

■ DC Characteristics 1

* V_{SS}=0 V, V_{DD}=1.6 to 5.5 V, T_a=-40 to +85°C unless otherwise notes.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Current consumption (1)	I _{DD1}	CE = OPEN (or V _{SS}) /IRQ = OFF FOUT ; Output OFF (Hi- z) Timer source clock = 1/60Hz	V _{DD} = 5 V	—	TBD	TBD
Current consumption (2)	I _{DD2}		V _{DD} = 3 V	—	0.20	TBD
Current consumption (3)	I _{DD3}	CE = OPEN (or V _{SS}) /IRQ = OFF, FOE = V _{DD} FOUT ; 32.768 kHz Output ON, CL = 0 pF	V _{DD} = 5 V	—	3.5	6.0
Current consumption (4)	I _{DD4}		V _{DD} = 3 V	—	2.0	3.5
Current consumption (5)	I _{DD5}	CE = OPEN (or V _{SS}) /IRQ = OFF, FOE = V _{DD} FOUT ; 32.768 kHz Output ON, CL = 30 pF	V _{DD} = 5 V	—	8.0	14.0
Current consumption (6)	I _{DD6}		V _{DD} = 3 V	—	5.0	8.5
Input leak current	I _{LK}	Input pins except for CE: V _{IN} =V _{DD} or V _{SS}	-0.5	—	0.5	μA
Output leak current	I _{OZ}	Output pins, V _{OUT} = V _{DD} or V _{SS}	-0.5	—	0.5	μA

S1F542XXD0A00

DC Characteristics 2

* VSS=0 V, VDD=1.6 to 5.5 V, Ta=-40 to +85°C unless otherwise notes.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
HIGH input voltage	V _{IH1}	Input pin	$0.70 \times V_{DD}$	—	$V_{DD} + 0.3$	V	
	V _{IH2}	Input pin (5 V ± 10 %)	$0.75 \times V_{DD}$	—	$V_{DD} + 0.3$	V	
LOW input voltage	V _{IL1}	Input pin	$V_{SS} - 0.3$	—	$0.30 \times V_{DD}$	V	
	V _{IL2}	Input pin (5 V ± 10 %)	$V_{SS} - 0.3$	—	$0.25 \times V_{DD}$	V	
HIGH output voltage	V _{OH1}	DIO, FOUT pins	V _{DD} = 5 V, I _{OH} = -1 mA	4.5	—	5.0	V
	V _{OH2}		V _{DD} = 3 V, I _{OH} = -1 mA	2.2	—	3.0	
	V _{OH3}		V _{DD} = 3 V, I _{OH} = -100 μA	2.9	—	3.0	
LOW output voltage	V _{OL1}	DIO, FOUT pins	V _{DD} = 5 V, I _{OL} = 1 mA	V _{SS}	—	$V_{SS} + 0.5$	V
	V _{OL2}		V _{DD} = 3 V, I _{OL} = 1 mA	V _{SS}	—	$V_{SS} + 0.8$	
	V _{OL3}		V _{DD} = 3 V, I _{OL} = 100 μA	V _{SS}	—	$V_{SS} + 0.1$	
	V _{OL4}	/IRQ pins	V _{DD} = 5 V, I _{OL} = 1 mA	V _{SS}	—	$V_{SS} + 0.25$	
	V _{OL5}		V _{DD} = 3 V, I _{OL} = 1 mA	V _{SS}	—	$V_{SS} + 0.4$	
Input resistance (1)	RDWN1	CE pins	V _{DD} = 5 V	75	150	300	kΩ
Input resistance (2)	RDWN2	V _{IN} = V _{DD}	V _{DD} = 3 V	150	300	600	
Input capacity	CI	CLK,CE,FOE pins	Freq. = 1 MHz	—	—	15	pF
Output capacity	CO	/IRQ,DIO,FOUT pins	T _a = 25 °C	—	—	15	

AC Characteristics

* VSS=0V, Ta=-40 to +85°C unless otherwise noted.


Item	Symbol	Conditions	V _{DD} =1.8V ± 0.2V		V _{DD} =3.0V ±10%		V _{DD} =5.0V ±10%		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
CLK clock frequency	t _{CLK}	—	1000	—	500	—	350	—	ns
CLK High pulse width	t _{WH}	—	450	—	220	—	155	—	ns
CLK Low pulse width	t _{WL}	—	450	—	220	—	155	—	ns
CLK setup time	t _{CLKS}	—	100	—	50	—	25	—	ns
CE setup time	t _{CS}	—	400	—	200	—	150	—	ns
CE hold time	t _{CH}	—	400	—	200	—	100	—	ns
CE recovery time	t _{CR}	—	600	—	300	—	200	—	ns
CE recovery time	t _{WCE}	—	—	0.95	—	0.95	—	0.95	s
Write data setup time	t _{DS}	—	200	—	100	—	50	—	ns
Write data hold time	t _{DH}	—	200	—	100	—	50	—	ns
Read data delay time	t _{RD}	CL=50 pF	—	400	—	200	—	150	ns
DO output switching time	t _{ZR}	—	5	100	5	50	5	25	ns
DO output disable time	t _{RZ}	CL=50 pF RL=10 kΩ	—	400	—	200	—	100	ns
DI/DO conflict-avoiding time	t _{ZZ}	—	0	—	0	—	0	—	ns

* Use the V_{DD}=1.8±0.2V standard for V_{DD}=2.0 to 2.7V, and use the V_{DD}=3V±10% standard for V_{DD}=3.3 to 4.5V.

* Set the input signal rising/falling time (t_{RF}) to 15 nsec or less.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
FOUT duty ratio	Duty	50% V _{DD} Level	40	50	60	%

S1F542XXD0A00



NOTICE:

no part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license of any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

Seiko Epson Corporation 2007, All rights reserved.

EIKO EPSON CORPORATION

SEMICONDUCTOR OPERATIONS DIVISION

■ EPSON Electronic devices Website

http://www.epson.jp/device/semicon_e/

C Sales Department

C International Sales Group

21-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
 Phone: 042-587-5814 FAX: 042-587-5117

Document code: 411111600

First issue May, 2007

Printed in Japan (H)